Boost verification accuracy with low-power assertions
Low-power designs have raised the bar on the verification effort. Designs optimized for power often employ complex design techniques that introduce their fair share of new bugs that are hard to track and fix. A single undetected power-management bug can result in functional failures manifesting in silicon....
Related posts:
MIPI (Mobile Industry Processor Interface) VIP is a SystemVerilog component compliant to CSI-2 MIPI specification for Camera Serial Interface Version 1.00 and DRAFT MIPI Alliance Standard for D-PHY Ve[...]
Embedded nonvolatile memory is becoming more prevalent in a wide range of chips, particularly for power-sensitive applications.[...]
Enables Design Reuse; Extends FPGA Core Operating Voltage Range; and Allows Users to Compare and Contrast Multiple Power Scenarios[...]
Advanced 16-bit processor core with revised performance data and architectural enhancements from Cambridge Consultants[...]
The results of a survey taken during DAC on hardware-assisted verification trends.[...]
Warren East, chief executive officer of ARM, has declined to name the company that has taken a multiyear architecture license for ARM's current and future technologies.[...]
Imagination Technologies reports that the first branded consumer electronics products utilising its advanced and market-leading shader-based graphics core, POWERVR SGX, are now shipping.[...]
Industry-Leading Verification IP Solution Provides Full Specification Support Of PCI-SIG IOV Technology Standard[...]
FlashPoint Platform Supports ONFi 2.0 NAND Flash Technology for PCIe-based Memory Systems[...]
The OVM, which Cadence Helped Develop, Enabled KPIT Cummins to Quickly Find Bugs in Its IP Design[...]