Low Power High Speed All Digital Phase Locked Loops
In this paper an All Digital phase locked loop is proposed. This PLL can accomplish faster phase lock. Additionally, the functions of frequency comparator and phase detector have been improved and are well synchronized....
Related posts:
Imaginations POWERVR MBX 3D acceleration core is also conformant with Khronos OpenVG 1.0.1 and OpenGL ES 1.1 APIs.[...]
Coreworks today announced that LG Electronics has licensed Coreworks CWda52 family of Sample Rate Converters for their low power mobile devices and high performance digital television products.[...]
Under the agreement, Infineon will license CRIs patents for countermeasures to Differential Power Analysis (DPA) and technology and patents related to CRIs CryptoFirewall to help further expand [...]
Meeting low power FPGA design specifications requires automatic power reduction capabilities coupled with sophisticated power analysis features.[...]
This scheme allows MCUs to be made power-efficient and hence the durability of standby coin battery cells can be increased to match the product's life cycle.[...]
Compact and Mobile Td Low Power IQADC for (m)WiMAX/Wibro and Mobile TV from MIPS Technologies[...]
Embedded nonvolatile memory is becoming more prevalent in a wide range of chips, particularly for power-sensitive applications.[...]
Enables Design Reuse; Extends FPGA Core Operating Voltage Range; and Allows Users to Compare and Contrast Multiple Power Scenarios[...]
A significant decrease in the number of gates does not affect performance, which surpasses the original MCU by more than 4 times.[...]
IBM PowerPC 460 Synthesizable Microprocessor Core from Synopsys[...]